

CLAIMS

What is Claimed is:

- 1 1. A smart card, comprising:
2 a first processor, for decrypting an encrypted program signal;
3 a second processor, for decrypting the encrypted program signal;
4 wherein the first processor is activated by a first activating signal and the second
5 processor is activated by a second activating signal differing from the first activating
6 signal.
- 1 2. The apparatus of Claim 1, wherein the first and second processors are
2 communicable with an electrical device for receiving the program signal, the first
3 activating signal and the second activating signal.
- 1 3. The apparatus of Claim 2, further comprising a cover, removably attached
2 to the smart card so as to prevent communications between the second processor and the
3 electrical device.
- 1 4. The apparatus of Claim 2, wherein the smart card further comprises a
2 removable portion covering the second processor so as to prevent communications
3 between the second processor and the electrical device.
- 1 5. The apparatus of Claim 4, wherein the removable portion comprises a tab
2 for gripping and removing the removable portion to allow communications between the
3 second processor and the electrical device.
- 1 6. The apparatus of Claim 4, wherein the smart card comprises a top layer
2 and the removable portion is peripherally described by scores in the top layer.
- 1 7. The apparatus of Claim 6, wherein the smart card further comprises a void
2 disposed adjacent the removable portion.

4 a cover, removably attached to the second side of the smart card so as to prevent
5 communications between the second processor and the electrical device.

1 9. The apparatus of Claim 8, wherein an extent of the cover substantially
2 coincides with an extent of the smart card.

1 10. The apparatus of Claim 8, wherein the cover comprises a tab.

1 11. The apparatus of Claim 8, wherein the cover is adhesively secured to the
2 smart card.

1 12. The apparatus of Claim 8, wherein a portion of the cover is adhesively
2 secured to the smart card.

1 13. The apparatus of Claim 2, wherein the first processor is disposed to
2 communicate with the device when the card is in a first orientation, and the second
3 processor is situated so as to communicate with the device when the card is in a second
4 orientation.

1 14. The apparatus of Claim 13, further comprising an indication of the first
2 orientation of the card.

1 15. The apparatus of Claim 13, wherein the electrical device is an integrated
2 receiver device.

1 16. The apparatus of Claim 1, wherein the second processor is of lower
2 complexity than the first processor.

1 17. A method of providing a backup program service to a subscriber, the
2 method comprising the steps of:

3 providing to the subscriber a smart card having a primary processor that decodes a
4 scrambled program signal upon activation by a primary activating signal, and a backup
5 processor that decodes a scrambled program signal upon activation by a backup activating
6 signal; and

7 transmitting the backup activating signal when the primary activating signal is
8 insufficient to enable decoding of the scrambled program signal.

1 18. The method of Claim 17, wherein the backup activating signal is
2 transmitted upon failure of the primary processor.

1 19. The method of Claim 17, wherein the primary and backup processors
2 communicate with an electrical device for receiving the program signal, the primary
3 activating signal and the backup activating signal.

1 20. The method of Claim 19, wherein the primary processor comprises
2 contacts disposed so as to communicate with the device when the card is in a first
3 orientation, and the backup processor comprises contacts disposed so as to communicate
4 with the device when the card is in a second orientation.

1 21. The method of Claim 20, wherein the smart card further comprises an
2 indication of the first orientation of the card.

1 22. The method of Claim 17, wherein the backup processor is of lower
2 complexity than the primary processor.

000000-CH-960

1 28. The system of Claim 23, wherein the backup processor is of lower
2 complexity than the primary processor.